Update README.md
Browse files
README.md
CHANGED
@@ -52,7 +52,7 @@ model.eval()
|
|
52 |
|
53 |
streamer = TextStreamer(tokenizer, skip_prompt=True, skip_special_tokens=True)
|
54 |
|
55 |
-
prompt = "### Instruction: Please act as a professional Verilog designer
|
56 |
|
57 |
inputs = tokenizer(prompt, return_tensors="pt").to("cuda")
|
58 |
|
@@ -66,6 +66,20 @@ outputs = model.generate(
|
|
66 |
streamer=streamer
|
67 |
)
|
68 |
```
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
69 |
|
70 |
### Verilog-Eval Benchmark
|
71 |
We have released the scripts for the Verilog-Eval benchmark. Please refer to the [README](https://github.com/pku-liang/OriGen/blob/main/evaluation/README.md) for details.
|
|
|
52 |
|
53 |
streamer = TextStreamer(tokenizer, skip_prompt=True, skip_special_tokens=True)
|
54 |
|
55 |
+
prompt = "### Instruction: Please act as a professional Verilog designer and provide Verilog code based on the given description. Create a 8 bit full adder with only one assign statement.\n### Response: "
|
56 |
|
57 |
inputs = tokenizer(prompt, return_tensors="pt").to("cuda")
|
58 |
|
|
|
66 |
streamer=streamer
|
67 |
)
|
68 |
```
|
69 |
+
The output will be:
|
70 |
+
```verilog
|
71 |
+
module full_adder(
|
72 |
+
input [7:0] a,
|
73 |
+
input [7:0] b,
|
74 |
+
input cin,
|
75 |
+
output [7:0] sum,
|
76 |
+
output cout
|
77 |
+
);
|
78 |
+
|
79 |
+
assign {cout, sum} = a + b + cin;
|
80 |
+
|
81 |
+
endmodule
|
82 |
+
```
|
83 |
|
84 |
### Verilog-Eval Benchmark
|
85 |
We have released the scripts for the Verilog-Eval benchmark. Please refer to the [README](https://github.com/pku-liang/OriGen/blob/main/evaluation/README.md) for details.
|